


MODEL	REV	CHANGE LIST
-------	-----	-------------

Page	TW3A M/B	
	From	To
1	3A	
2	3A	
3	3A	
4	3A	
5	3A	
6	3A	
7	3A	
8	3A	
9	3A	
10	3A	
11	3A	
12	3A	
13	3A	
14	3A	3B
15	3A	
16	3A	
17	3A	
18	3A	
19	3A	3B
20	3A	
21	3A	
22	3A	
23	3A	3B
24	3A	
25	3A	
26	3A	3B
27	3A	3B
28	3A	
29	3A	3B
30	3A	
31	3A	
32	3A	3B
33	3A	3B
34	3A	
35	3A	3B
36	3A	3B
37	3A	
38	3A	
39	3A	
40	3A	
41	3A	3B
42	3A	
43	3A	3B
44	3A	
45	3A	
46	3A	
47	3A	
48	3A	

TW3A M/B	3A	First Release 31T3MB0033 (E200601-0720) 2006/1/10
	3B	E200601-5311 2006/2/8



PROJECT : TW3A
Quanta Computer Inc.


PROJECT: TW3A	ASSY P/N:31TW3MB0033	TITLE:	DOC NO:204
APPROVED BY : Johnson Hsu	DRAWING BY : Tony Huang	VER:3B	DATE :02/08/2006
			SHEET 1

Board Stack up Description


PCB Layers

- Layer 1 TOP(Component,Other)
- Layer 2 Ground Plane
- Layer 3 IN1
- Layer 4 IN2
- Layer 5 Power Plane
- Layer 6 IN3
- Layer 7 Ground Plane
- Layer 8 BOTTOM

Power On Sequencing Timing Diagram



Dothan Power-up Timing Specifications




Ta=VCC and VCCP assertion to VID[5:0] valid
 Tb=VID[5:0] stable to VCC valid
 Tc=BCLK stable to PWRGOOD assertion
 Td=PWRGOOD to RESET# de-assertion time
 Te=Vcc,boot valid to PWRGOOD assertion time

Voltage Rails

Voltage Rails	ON S0-S2	ON S3	ON S4	ON S5	Control signal
VCC_CORE Core voltage for Processor	X				VR_ON 0.726V~0.94V
VCCP Core voltage for CPU / NB	X				VR_ON
SMDDR_VTERM0.9V for DDR2 Termination voltage	X				MAINON
RVCC1.5	X	X	X		RVCC_ON
RVCC3	X	X	X		RVCCD
VCC1.5	X				MAIND
VCC2.5	X				MAINON
VCC3	X				MAIND
VCC5	X				MAIND
1.8VSUS	X	X			SUSON
3VSUS	X	X			SUSD
5VSUS	X	X			SUSD
3VPCU	X	X	X	X	VL
5VPCU	X	X	X	X	VL
9VPCU	X	X	X	X	5VPCU





ACIN POWER ON TIMING




Voltage Rails	ON S0-S1	ON S3	ON S4	ON S5	Control signal
VCC_CORE Core voltage for Processor	X				VRON
GMCH_VTT Core voltage for GMCH 1.05V	X				MAINON
SMDDR_VTERM 0.9V for DDR 2 Termination voltage	X				MAINON
SMDDR_VREF 0.9V for DDR 2 Reference Voltage	X				MAINON
GMCH_1.5V	X				MAINON
1.8VSUS 1.8V for DDR 2 voltage	X	X			SUSON
-2.5V	X				MAINON
3VPCU	X	X	X	X	VL
5VSUS	X	X			SUSON
5VPCU	X	X	X	X	VL
9VSUS	X	X			SUSON
9VPCU	X	X	X	X	VL
5V	X				MAINON
VM POWER SOURCE	X	X	X	X	

PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
PCI7402	AD17	REQ2# / GNT2#	PRQ C/D


FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33





Bypass CAPs need to follow Bypass CAP. Routing Rule, no vias between CAP to CHIPSET VCC Pin or GND.



Tie to VCC (Logic 1) is for ITP using.
Tie to GND (Logic 0) is for PCIE using.







+1.05V → +1.05V (4,6,7,9,10,12,15,41,43,44)
 VCC CORE → VCC CORE (37,43,44)
 +1.5V → +1.5V (7,9,10,13,15,33,41,43,44)

ESR : 12m ohm

+1.5V → C603 0.01u/16V
 → C604 10u/10V_8

VCC CORE

VCCSENSE (37)

VSSSENSE (37)

Connect to PWM , special layout

Use 1% R

add hardware protect


Uninstall R267 , Q28 , Q26 for Intel sighting -> CPU thermal die bug /0506


U25D		
A4	VSS[001]	VSS[082]
A8	VSS[002]	VSS[083]
A11	VSS[003]	VSS[084]
A14	VSS[004]	VSS[085]
A16	VSS[005]	VSS[086]
A19	VSS[006]	VSS[087]
A23	VSS[007]	VSS[088]
A26	VSS[008]	VSS[089]
B6	VSS[009]	VSS[090]
B8	VSS[010]	VSS[091]
B11	VSS[011]	VSS[092]
B13	VSS[012]	VSS[093]
B16	VSS[013]	VSS[094]
B19	VSS[014]	VSS[095]
B24	VSS[015]	VSS[096]
C5	VSS[016]	VSS[097]
C8	VSS[017]	VSS[098]
C11	VSS[018]	VSS[099]
C14	VSS[020]	VSS[100]
C16	VSS[021]	VSS[102]
C19	VSS[022]	VSS[103]
C2	VSS[023]	VSS[104]
C22	VSS[024]	VSS[105]
C25	VSS[025]	VSS[106]
D1	VSS[026]	VSS[107]
D4	VSS[027]	VSS[108]
D8	VSS[028]	VSS[109]
D11	VSS[029]	VSS[110]
D13	VSS[030]	VSS[111]
D16	VSS[031]	VSS[112]
D19	VSS[032]	VSS[113]
D23	VSS[033]	VSS[114]
D26	VSS[034]	VSS[115]
E3	VSS[035]	VSS[116]
E6	VSS[036]	VSS[117]
E8	VSS[037]	VSS[118]
E11	VSS[038]	VSS[119]
E14	VSS[039]	VSS[120]
E16	VSS[040]	VSS[121]
E19	VSS[041]	VSS[122]
E21	VSS[042]	VSS[123]
E24	VSS[043]	VSS[124]
F5	VSS[044]	VSS[125]
F8	VSS[045]	VSS[126]
F11	VSS[046]	VSS[127]
F13	VSS[047]	VSS[128]
F16	VSS[048]	VSS[129]
F19	VSS[049]	VSS[130]
F2	VSS[050]	VSS[131]
F22	VSS[051]	VSS[132]
F25	VSS[052]	VSS[133]
G4	VSS[053]	VSS[134]
G1	VSS[054]	VSS[135]
G23	VSS[055]	VSS[136]
G26	VSS[056]	VSS[137]
H3	VSS[057]	VSS[138]
H6	VSS[058]	VSS[139]
H21	VSS[059]	VSS[140]
H24	VSS[060]	VSS[141]
J2	VSS[061]	VSS[142]
J5	VSS[062]	VSS[143]
J22	VSS[063]	VSS[144]
J25	VSS[064]	VSS[145]
K1	VSS[065]	VSS[146]
K4	VSS[066]	VSS[147]
K23	VSS[067]	VSS[148]
K26	VSS[068]	VSS[149]
L3	VSS[069]	VSS[150]
L6	VSS[070]	VSS[151]
L21	VSS[071]	VSS[152]
L24	VSS[072]	VSS[153]
M2	VSS[073]	VSS[154]
M5	VSS[074]	VSS[155]
M22	VSS[075]	VSS[156]
M25	VSS[076]	VSS[157]
N1	VSS[077]	VSS[158]
N4	VSS[078]	VSS[159]
N23	VSS[079]	VSS[160]
N26	VSS[080]	VSS[161]
P3	VSS[081]	VSS[162]






PROJECT : TW3
Quanta Computer Inc.

Size Document Number
 Yonah/Merom (Power/NC) Rev 3A

Date: Thursday, June 15, 2006 Sheet 5 of 48




 PROJECT : TW3 Quanta Computer Inc.		Rev
		3A
Size	Document Number	Date
	Calistoga_A(Host)	Thursday, June 15, 2006
	Sheet	6 of 48






PROJECT : TW3
Quanta Computer Inc.

Size Document Number
Calistoga_B(VGA,DMI)

Date: Thursday, June 15, 2006 Sheet 7 of 48



+1.05V (4,5,6,7,9,12,15,41,43,44)
 +1.5V (5,7,8,13,15,33,41,43,44)
 +1.5V_PCIE (7)
 +2.5VRUN (19,43,44)
 +3VRUN (3,5,7,9,12,13,14,15,16,18,19,22,23,27,28,29,33,34,35,36,42,43,44)



VTT_56, VTT_71 and 72 are attached with 0.1u separated .Checking

U32I

AC41	VSS_0	VSS_97	AK34
AA41	VSS_1	VSS_98	AG34
W41	VSS_2	VSS_99	AE34
T41	VSS_3	VSS_100	AE34
P41	VSS_4	VSS_101	AC34
M41	VSS_5	VSS_102	C34
J41	VSS_6	VSS_103	AW33
F41	VSS_7	VSS_104	AV33
AV40	VSS_8	VSS_105	AR33
AP40	VSS_9	VSS_106	AE33
AN40	VSS_10	VSS_107	AB33
AK40	VSS_11	VSS_108	Y33
AJ40	VSS_12	VSS_109	V33
AH40	VSS_13	VSS_110	T33
AG40	VSS_14	VSS_111	R33
AF40	VSS_15	VSS_112	M33
AE40	VSS_16	VSS_113	H33
B40	VSS_17	VSS_114	G33
AV39	VSS_18	VSS_115	F33
AW39	VSS_19	VSS_116	D33
AV39	VSS_20	VSS_117	B33
AR39	VSS_21	VSS_118	AN21
AN39	VSS_22	VSS_119	AG32
AJ39	VSS_23	VSS_120	AF32
AC39	VSS_24	VSS_121	AE32
AB39	VSS_25	VSS_122	AC32
AA39	VSS_26	VSS_123	AB32
Y39	VSS_27	VSS_124	G32
W39	VSS_28	VSS_125	B32
V39	VSS_29	VSS_126	AY31
T39	VSS_30	VSS_127	AV31
R39	VSS_31	VSS_128	AR20
P39	VSS_32	VSS_129	AN20
N39	VSS_33	VSS_130	AG31
M39	VSS_34	VSS_131	AB31
L39	VSS_35	VSS_132	Y31
J39	VSS_36	VSS_133	B30
H39	VSS_37	VSS_134	A20
G39	VSS_38	VSS_135	AN19
F39	VSS_39	VSS_136	AT29
D39	VSS_40	VSS_137	AN29
AT38	VSS_41	VSS_138	K19
AM38	VSS_42	VSS_139	G19
AH38	VSS_43	VSS_140	T29
AG38	VSS_44	VSS_141	N29
AF38	VSS_45	VSS_142	K29
AE38	VSS_46	VSS_143	G29
C38	VSS_47	VSS_144	E29
AK37	VSS_48	VSS_145	C29
AH37	VSS_49	VSS_146	B29
AB37	VSS_50	VSS_147	A29
AA37	VSS_51	VSS_148	BA28
Y37	VSS_52	VSS_149	AW28
W37	VSS_53	VSS_150	AP28
V37	VSS_54	VSS_151	AM28
T37	VSS_55	VSS_152	AV16
R37	VSS_56	VSS_153	AD28
P37	VSS_57	VSS_154	AC28
N37	VSS_58	VSS_155	W28
M37	VSS_59	VSS_156	J28
L37	VSS_60	VSS_157	F28
J37	VSS_61	VSS_158	E28
H37	VSS_62	VSS_159	AP27
G37	VSS_63	VSS_160	AM27
F37	VSS_64	VSS_161	AK27
D37	VSS_65	VSS_162	J27
AV36	VSS_66	VSS_163	G27
AW36	VSS_67	VSS_164	L15
AN36	VSS_68	VSS_165	B15
AH36	VSS_69	VSS_166	A15
AG36	VSS_70	VSS_167	BA14
AF36	VSS_71	VSS_168	AT14
AE36	VSS_72	VSS_169	AK14
AC36	VSS_73	VSS_170	AD14
C36	VSS_74	VSS_171	AA14
B36	VSS_75	VSS_172	V25
BA35	VSS_76	VSS_173	K14
AV35	VSS_77	VSS_174	H14
AR35	VSS_78	VSS_175	E14
AH35	VSS_79	VSS_176	AV13
AB35	VSS_80	VSS_177	AR13
AA35	VSS_81	VSS_178	AN13
Y35	VSS_82	VSS_179	AM13
W35	VSS_83		AL13
V35	VSS_84		AG13
T35	VSS_85		P13
R35	VSS_86		F13
P35	VSS_87		D13
N35	VSS_88		B13
M35	VSS_89		AY12
L35	VSS_90		AC12
J35	VSS_91		K12
H35	VSS_92		H12
G35	VSS_93		E12
F35	VSS_94		AD11
D35	VSS_95		AA11
AN34	VSS_96		Y11

VSS

945PM

U32J

AT23	VSS_180	VSS_273	J11
AN23	VSS_181	VSS_274	D11
AM23	VSS_182	VSS_275	B11
AH23	VSS_183	VSS_276	AV10
AC23	VSS_184	VSS_277	AP10
W23	VSS_185	VSS_278	AL10
V23	VSS_186	VSS_279	AJ10
K23	VSS_187	VSS_280	AG10
J23	VSS_188	VSS_281	AC10
F23	VSS_189	VSS_282	W10
C23	VSS_190	VSS_283	LJ10
AA22	VSS_191	VSS_284	B49
K22	VSS_192	VSS_285	AW9
G22	VSS_193	VSS_286	AR9
F22	VSS_194	VSS_287	AH9
D22	VSS_195	VSS_288	AB9
A22	VSS_196	VSS_289	Y9
BA21	VSS_197	VSS_290	R9
AV21	VSS_198	VSS_291	G9
AR21	VSS_199	VSS_292	E9
AN21	VSS_200	VSS_293	A9
AL21	VSS_201	VSS_294	AGR
AR21	VSS_202	VSS_295	AD8
Y21	VSS_203	VSS_296	AA8
P21	VSS_204	VSS_297	U8
K21	VSS_205	VSS_298	K8
J21	VSS_206	VSS_299	C8
H21	VSS_207	VSS_300	BA7
C21	VSS_208	VSS_301	AV7
AW20	VSS_209	VSS_302	AP7
AR20	VSS_210	VSS_303	AL7
AM20	VSS_211	VSS_304	AJ7
AA20	VSS_212	VSS_305	AH7
K20	VSS_213	VSS_306	AF7
B20	VSS_214	VSS_307	AC7
A20	VSS_215	VSS_308	R7
AN19	VSS_216	VSS_309	G7
AC19	VSS_217	VSS_310	DT
W19	VSS_218	VSS_311	AG6
K19	VSS_219	VSS_312	AD6
G19	VSS_220	VSS_313	AB6
C19	VSS_221	VSS_314	Y6
AH18	VSS_222	VSS_315	U6
H18	VSS_223	VSS_316	NG
D18	VSS_224	VSS_317	KE
A18	VSS_225	VSS_318	H6
AY17	VSS_226	VSS_319	B6
AR17	VSS_227	VSS_320	AV5
AW17	VSS_228	VSS_321	AF5
AM17	VSS_229	VSS_322	AD5
AK17	VSS_230	VSS_323	AV4
AV16	VSS_231	VSS_324	AR4
AN16	VSS_232	VSS_325	AP4
AL16	VSS_233	VSS_326	AL4
J16	VSS_234	VSS_327	J4
F16	VSS_235	VSS_328	U4
C16	VSS_236	VSS_329	R4
AN15	VSS_237	VSS_330	F4
AM15	VSS_238	VSS_331	C4
AK15	VSS_239	VSS_332	AV3
K15	VSS_240	VSS_333	AV3
M15	VSS_241	VSS_334	AL3
L15	VSS_242	VSS_335	AH3
B15	VSS_243	VSS_336	AG3
A15	VSS_244	VSS_337	AF3
BA14	VSS_245	VSS_338	AD3
AT14	VSS_246	VSS_339	AC3
AK14	VSS_247	VSS_340	AA3
AD14	VSS_248	VSS_341	G3
AA14	VSS_249	VSS_342	AT2
V25	VSS_250	VSS_343	AR2
K14	VSS_251	VSS_344	AP2
H14	VSS_252	VSS_345	AK2
E14	VSS_253	VSS_346	AJ2
AV13	VSS_254	VSS_347	AD2
AR13	VSS_255	VSS_348	AB2
AN13	VSS_256	VSS_349	Y2
AM13	VSS_257	VSS_350	U2
AL13	VSS_258	VSS_351	T2
AG13	VSS_259	VSS_352	N2
P13	VSS_260	VSS_353	J2
F13	VSS_261	VSS_354	H2
D13	VSS_262	VSS_355	F2
B13	VSS_263	VSS_356	C2
AY12	VSS_264	VSS_357	AL1
AC12	VSS_265	VSS_358	
K12	VSS_266	VSS_359	
H12	VSS_267	VSS_360	
E12	VSS_268		
AD11	VSS_269		
AA11	VSS_270		
Y11	VSS_271		
	VSS_272		

VSS



945PM

PROJECT : TW3
Quanta Computer Inc.

Size Document Number Rev 3A
 Calistoga_F(VSS, NCTF)


Date: Thursday, June 15, 2006 Sheet 11 of 48

RTC



ICH7 internal VR enable strap

	INTVRMEN
Enable (default)	1
Disable	0



PROJECT : TW3
Quanta Computer Inc.







Size	Document Number	Rev
Date	Thursday, June 15, 2006	3A

ICH7-M HOST(1 of 4)

Sheet 12 of 48



MINI CARD PCI-E


EXPRESS CARD (NEW CARD)



ICH7 Boot BIOS select

	STRAP	GNT5# R1	GNT4# R2
LPC (default)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF







PROJECT : TW3
Quanta Computer Inc.

Size	Document Number	Rev
	ICH7-M PCI E(2 of 4)	3A
Date:	Thursday, June 15, 2006	Sheet 13 of 48



DDRII DUAL CHANNEL A,B.

DDRII A CHANNEL

DDRII B CHANNEL



Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM



(7) PEG_RXP[15:0]
(7) PEG_RXN[15:0]

(7) PEG_TXP[15:0]
(7) PEG_TXN[15:0]


PEG_RXP0	0.1u/10V	2	1	C304	V_GMCHEXP_RXP0
PEG_RXP1	0.1u/10V	2	1	C656	V_GMCHEXP_RXP1
PEG_RXP2	0.1u/10V	2	1	C314	V_GMCHEXP_RXP2
PEG_RXP3	0.1u/10V	2	1	C684	V_GMCHEXP_RXP3
PEG_RXP4	0.1u/10V	2	1	C326	V_GMCHEXP_RXP4
PEG_RXP5	0.1u/10V	2	1	C684	V_GMCHEXP_RXP5
PEG_RXP6	0.1u/10V	2	1	C368	V_GMCHEXP_RXP6
PEG_RXP7	0.1u/10V	2	1	C688	V_GMCHEXP_RXP7
PEG_RXP8	0.1u/10V	2	1	C385	V_GMCHEXP_RXP8
PEG_RXP9	0.1u/10V	2	1	C690	V_GMCHEXP_RXP9
PEG_RXP10	0.1u/10V	2	1	C353	V_GMCHEXP_RXP10
PEG_RXP11	0.1u/10V	2	1	C693	V_GMCHEXP_RXP11
PEG_RXP12	0.1u/10V	2	1	C361	V_GMCHEXP_RXP12
PEG_RXP13	0.1u/10V	2	1	C696	V_GMCHEXP_RXP13
PEG_RXP14	0.1u/10V	2	1	C364	V_GMCHEXP_RXP14
PEG_RXP15	0.1u/10V	2	1	C699	V_GMCHEXP_RXP15

PEG_TXP0	AF1	PEX_RX0P	AD5	V_GMCHEXP_RXP0
PEG_TXN0	AG2	PEX_RX0N	AD6	V_GMCHEXP_RXN0
PEG_TXP1	AG3	PEX_RX1P	AE6	V_GMCHEXP_RXP1
PEG_TXN1	AG4	PEX_RX1N	AE7	V_GMCHEXP_RXN1
PEG_TXP2	AE4	PEX_RX2P	AD7	V_GMCHEXP_RXP2
PEG_TXN2	AE5	PEX_RX2N	AC7	V_GMCHEXP_RXN2
PEG_TXP3	AG6	PEX_RX3P	AE9	V_GMCHEXP_RXP3
PEG_TXN3	AG7	PEX_RX3N	AE10	V_GMCHEXP_RXN3
PEG_TXP4	AF7	PEX_RX4P	AD10	V_GMCHEXP_RXP4
PEG_TXN4	AF8	PEX_RX4N	AC10	V_GMCHEXP_RXN4
PEG_TXP5	AG9	PEX_RX5P	AE12	V_GMCHEXP_RXP5
PEG_TXN5	AG10	PEX_RX5N	AE13	V_GMCHEXP_RXN5
PEG_TXP6	AE10	PEX_RX6P	AD13	V_GMCHEXP_RXP6
PEG_TXN6	AE11	PEX_RX6N	AC13	V_GMCHEXP_RXN6
PEG_TXP7	AG12	PEX_RX7P	AC15	V_GMCHEXP_RXP7
PEG_TXN7	AG13	PEX_RX7N	AD15	V_GMCHEXP_RXN7
PEG_TXP8	AG15	PEX_RX8P	AE15	V_GMCHEXP_RXP8
PEG_TXN8	AG16	PEX_RX8N	AE16	V_GMCHEXP_RXN8
PEG_TXP9	AF16	PEX_RX9P	AC18	V_GMCHEXP_RXP9
PEG_TXN9	AF17	PEX_RX9N	AD18	V_GMCHEXP_RXN9
PEG_TXP10	AG18	PEX_RX10P	AE18	V_GMCHEXP_RXP10
PEG_TXN10	AG19	PEX_RX10N	AE19	V_GMCHEXP_RXN10
PEG_TXP11	AF19	PEX_RX11P	AC21	V_GMCHEXP_RXP11
PEG_TXN11	AF20	PEX_RX11N	AD21	V_GMCHEXP_RXN11
PEG_TXP12	AG21	PEX_RX12P	AE21	V_GMCHEXP_RXP12
PEG_TXN12	AG22	PEX_RX12N	AE22	V_GMCHEXP_RXN12
PEG_TXP13	AF22	PEX_RX13P	AD22	V_GMCHEXP_RXP13
PEG_TXN13	AF23	PEX_RX13N	AD23	V_GMCHEXP_RXN13
PEG_TXP14	AG24	PEX_RX14P	AE25	V_GMCHEXP_RXP14
PEG_TXN14	AG25	PEX_RX14N	AE25	V_GMCHEXP_RXN14
PEG_TXP15	AG26	PEX_RX15P	AE24	V_GMCHEXP_RXP15
PEG_TXN15	AE27	PEX_RX15N	AD24	V_GMCHEXP_RXN15




PEG_RXN0	0.1u/10V	2	1	C309	V_GMCHEXP_RXN0
PEG_RXN1	0.1u/10V	2	1	C657	V_GMCHEXP_RXN1
PEG_RXN2	0.1u/10V	2	1	C323	V_GMCHEXP_RXN2
PEG_RXN3	0.1u/10V	2	1	C663	V_GMCHEXP_RXN3
PEG_RXN4	0.1u/10V	2	1	C332	V_GMCHEXP_RXN4
PEG_RXN5	0.1u/10V	2	1	C685	V_GMCHEXP_RXN5
PEG_RXN6	0.1u/10V	2	1	C367	V_GMCHEXP_RXN6
PEG_RXN7	0.1u/10V	2	1	C687	V_GMCHEXP_RXN7
PEG_RXN8	0.1u/10V	2	1	C384	V_GMCHEXP_RXN8
PEG_RXN9	0.1u/10V	2	1	C689	V_GMCHEXP_RXN9
PEG_RXN10	0.1u/10V	2	1	C352	V_GMCHEXP_RXN10
PEG_RXN11	0.1u/10V	2	1	C692	V_GMCHEXP_RXN11
PEG_RXN12	0.1u/10V	2	1	C360	V_GMCHEXP_RXN12
PEG_RXN13	0.1u/10V	2	1	C695	V_GMCHEXP_RXN13
PEG_RXN14	0.1u/10V	2	1	C363	V_GMCHEXP_RXN14
PEG_RXN15	0.1u/10V	2	1	C698	V_GMCHEXP_RXN15

P
C
I
-
E
X
P
R
E
S
S

I
N
T
E
R
F
A
C
E





(3) CLK_PCIE_VGA
(3) CLK_PCIE_VGA#






J8	VDD_01
N8	VDD_02
R9	VDD_03
T9	VDD_04
J10	VDD_05
J11	VDD_06
M11	VDD_07
R11	VDD_08
T11	VDD_09
L12	VDD_10
M12	VDD_11
U12	VDD_12
L13	VDD_13
M13	VDD_14
T13	VDD_15
U13	VDD_16
W13	VDD_17
M14	VDD_18
T14	VDD_19
L15	VDD_20
M15	VDD_21
T15	VDD_22
U15	VDD_23
W15	VDD_24
L16	VDD_25
M16	VDD_26
T16	VDD_27
U16	VDD_28
W16	VDD_29
M17	VDD_30
N17	VDD_31
R17	VDD_32
T17	VDD_33
J17	VDD_34
J17	VDD_35
J17	VDD_36

PEX_IOVDD0_01	AB10
PEX_IOVDD0_02	AB11
PEX_IOVDD0_03	AB14
PEX_IOVDD0_04	AB15
PEX_IOVDD0_05	W17
PEX_IOVDD0_06	W18
PEX_IOVDD0_07	AB20
PEX_IOVDD0_08	AB21
PEX_IOVDD0_01	AA4
PEX_IOVDD0_02	AB5
PEX_IOVDD0_03	AB6
PEX_IOVDD0_04	AB7
PEX_IOVDD0_05	AB8
PEX_IOVDD0_06	AB9
PEX_IOVDD0_07	AC9
PEX_IOVDD0_08	AC11
PEX_IOVDD0_09	AC12
PEX_IOVDD0_10	AB13
PEX_IOVDD0_11	AB16
PEX_IOVDD0_12	AC16
PEX_IOVDD0_13	AB17
PEX_IOVDD0_14	AC17
PEX_IOVDD0_15	AB18
PEX_IOVDD0_16	AB19
PEX_IOVDD0_17	AC19
PEX_IOVDD0_18	AC20
PEX_IOVDD0_19	AC20
VDD_LP_01	W9
VDD_LP_02	W10
VDD_LP_03	W11
VDD_LP_04	W12
VDD33_01	J12
VDD33_02	F13
VDD33_03	J13
VDD33_04	F14
VDD33_05	J15
VDD33_06	J16
NC_01	D12
NC_02	E12
NC_03	F12
NC_04	C13



PROJECT : TW3
Quanta Computer Inc.


Size	Document Number	Rev
	NV72M-1	3A
Date:	Thursday, June 15, 2006	Sheet 18 of 48





G72M: AJ073000T06 IC (820P) GF-G07300-B-N-A3 (BGA) EU
 64M: AKD5JG-TW12 HYNIX HY5PS561621AFP-25
 128M: AKD5JG-T*08 INFINEON HYB18T256161AFL25



FB_CMD[0..26] (21)
 FB_CMD[0..26] (21)
 FB_CMD[0..26] (21)
 FB_CMD[0..26] (21)





MEMORY INTERFACE








$FBVREF = FBVDDQ * Rb / (Rt + Rb)$
 $VREF = 0.5 * FBVDDQ$
 $DDR: 0.9V = 1.8V * 1K / (1K + 1K)$




PLACE BELOW GPU





PROJECT : TW3
Quanta Computer Inc.
 Size: Document Number NV72M-3 Rev 3A
 Date: Thursday, June 15, 2006 Sheet 20 of 48



 PROJECT : TW3 Quanta Computer Inc.			Rev
			3A
Size	Document Number	LCD_INVERTER_CONN	
Date:	Thursday, June 15, 2006	Sheet	22 of 48




- CRT R 150, R159 Q37, Q38 RP56
- DVI R 150, R160 Q37, Q39 RP56



SEL	FUNCTION(COM)
LOW	IN_B0
HIGH	IN_B1

CRT SWITCH



3/9 Tony
5/10 Tony



Size	Document Number	Rev
	CRT,TV-OUT,DVI CONN.	38

Date: Thursday, June 15, 2006 Sheet 23 of 48

1Mbps

C: Add 9 X GND Pad for LAN controller. (20050411)


C: Add these GND pin for via hole to GND Plane.

C: Add RC (R37 change to 200K, Add C101) delay to control LOM_DISABLE#. (20050411)

C: Reserve R36. Change LANRST# to PCIRST# source from MB option modify. (2005/04/11)




DELAY PIN10 AT LEAST 150ms

CLOSE CHIP




88E8038/88E8055




FOR 8038	
R389	2K
R9	NC



LANVCC





PLACEMENT CLOSE TO EACH OTHER





0804 REDUCING THE LANVCC NOISE

PROJECT : TW3
Quanta Computer Inc.

Size	Document Number	Rev
Date:	Marvell 88E8036,88E8053	3A
Thursday, June 15, 2006	Sheet	24 of 48




GigaLAN transformer




PROJECT : TW3
Quanta Computer Inc.


Size	Document Number	Rev
	LAN SW CONN& MDC CONN	3A
Date:	Thursday, June 15, 2006	Sheet 25 of 48



C:Change U1 from G528 to TPS2061




HDD,SATA Led




Power Led

USB Port




Tony Huang 4/7
CN9,CN12 Change Library name to USB-020133MR004S566ZL-C-H


For Botton Board




Battery Led



Wireless Led



Card reader Led





PROJECT : TW3
Quanta Computer Inc.





Size	Document Number	Rev
	USB,LED,Buttom/B	3B
Date:	Thursday, June 15, 2006	Sheet 26 of 48

DO NOT INSERT SD/MMC, MEMORYSTICK AND XD SIMULTANEOUSLY.


3 IN1 CARD READER (push-push)




Supporting MMC/SD/MS Cards
Molex P/N:DFHD23MS0B6



SATA HDD





PATA HDD



FOR PATA HDD



CN19	NI
C730	NI
C729	NI
CN18	HDD CON
R517	NI
Q25	2N7002
Q26	2N7002
R513	10K
R512	0
R168	470

ODD



PROJECT : TW3
Quanta Computer Inc.

Size: SATA,PATA(HDD,ODD) Rev: 3B
 Date: Thursday, June 15, 2006 Sheet: 29 of 48



Internal MIC

MIC JACK

Check Normal OPEN for pin4/5.

Fox : JA6333L-1S0-TR => AC97
JA6333L-3S0-TR => Azalia


5/18

PROJECT : TW3
Quanta Computer Inc.

Size	Document Number	Rev
	Azalia CODEC	3A
Date:	Thursday, June 15, 2006	Sheet 30 of 48

Modify Library to QFN28-5X5-5-33P(Add thermal Pad) 04/06/2006 by Tony Huang
04062006

EAPD
low:mute




HEADPHONE OUT/SPDIF


New add Pin29~31

Check Normal OPEN for pin4/5.


SPEAKER CON • BK1608HM121



3/9 Tony Huang



When Docking insert , disable BTL




PROJECT : TW3
Quanta Computer Inc.

Size	Document Number	Rev
	AUDIO AMPLIFIER	3A
Date:	Thursday, June 15, 2006	Sheet 31 of 48

Revision History		
REV	Description	Date
0	Initial Release	April 26, 2005

(30) DIBN_HS
 (30) DIBP_HS




R810 and C910 must be placed near pin 6 (RXI) and there should be no vias on the (RXI)net.

PROJECT : TW3
Quanta Computer Inc.



Size	Document Number	Rev
	Conexant Modem	3B
Date:	Thursday, June 15, 2006	Sheet
		32 of 48

PCI-E Mini Card


Need one more wireless LED /mini card on MB ? currently , No LED here






BLUETOOTH CONNECTOR




NEWCARD (PCIEXPRESS*1 + USB*1)



KeyBoard Interface






TOUCH PAD



PROJECT : TW3
Quanta Computer Inc.


Size	Document Number	Rev
	T/P,FAN,KB	3A
Date:	Thursday, June 15, 2006	Sheet 34 of 48

CABLE DOCKING CONNECTOR




Intel CRB
150 ohm @ 100MHZ (100mA)
6pf 16V

CX8PG181001 (180 ohm ,1.5A)
CH00606TB04 CH00606TB04



PROJECT : TW3
Quanta Computer Inc.

Size	Document Number	Rev
	PORT REPLICATOR	3B
Date:	Thursday, June 15, 2006	Sheet 35 of 48




Should have a 0.1uF capacitor close to every GND-VCC pair + one larger cap on the supply.

ENV1	R433	10K
BADDR0	R434	10K
BADDR1	R435	10K
SHBM	R436	10K

Index	bits
0	2F
1	4E
2	4F
3	Reserved



FLASH 8Mbit (1M Byte), NO PLCC TYPE


AMD : Pin 10 is RESET# ; Pin12 is RY/BY#
 SST : Pin10,12 are NC




1. AMD-29LV081B require MAX 500ns Tready for it's hardware reset. And MAX6326 UR29 has >100ms reset timing. So we can tie it's reset# pin to +3VAVL directly.
 2. SIO has internal 20 mS delay of VCC1_PWROK

Battery LED BLUE and AMBER








$I_{input} = (V_{CLS} / V_{REF}) * (0.075 / RS1)$


$I_{CHG} = (V_{ICTL} / V_{REFIN}) * (0.075 / RS2)$



PROJECT : DW1
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CHARGER	3A
Date:	Thursday, June 15 2006	Sheet 40 of 48


AO4422: $I_d = 11A$, $R_{dson} = 24m\ \Omega$, $Q_g = 19.8nC$
 FDS6676S: $I_d = 14.5A$, $R_{dson} = 7.25m\ \Omega$, $Q_g = 43\ nC$



RQW130N03: Id= 13A, Rdson= 17.1m ohm, Qg= 12.6nC
 RQW200N03: Id= 20A, Rdson= 5.6m ohm, Qg= 40 nC
 CHOKE: 0.56U +/-20% 15A(ETQP4LR56WFC) 1.6m ohm +/-5%


(13,14,25,30,33,35,43,44) +3VSUS \rightarrow +3VSUS
 (25,26,35,37,43,44) +5VSUS \rightarrow +5VSUS
 (22,24,35,37,38,39,40,41) VIN \rightarrow VIN

1.0V/ 9.3A/ OCP= 13A
 +VCC_GFX_CORE



+1.2V_VPCIE

1.2V/ 2A



Tony Huang 3/2


NV72M: 1.1V	NV72MV: 1.0V
G72M:	
PR150 75K	75 K
PR45 75K	75K
PR148 20K	0 ohm
PR147 NC	NC

lout_max = 13.4A

PROJECT : TW3
Quanta Computer Inc.

Size	Document Number	Rev
	VGA CORE	3A
Date:	Thursday, June 15, 2006	Sheet 42 of 48


DISCHARGE



200mils



S0-S5

0.5A





+2_5VRUN

2.5V/ 1A




PROJECT : TW3
Quanta Computer Inc.

Size	Document Number	Rev
Date: Thursday, June 15, 2006	Discharge Circuit	3B
	Sheet 43 of 48	



B stage:
Change U10 Footprint





Address

	BADD
HIGH	4EH/4F
LOW	2EH/2FH

(default)

Debug Conn.





PROJECT : TW3
Quanta Computer Inc.

Size	Document Number	Rev
	EMI & TPM & Debug Conn	3A
Date:	Thursday, June 15, 2006	Sheet 44 of 48

MODEL	DATE	Change Note	
TW3A	B to 1223	Page	Description
		Page 29	Change R472 to NI for SATA,install for PATA to solve sometimes ODD can't be detected and slow boot..
		Page 33	Add R481,R480 to solve WLAN LED light leakage.
		Page 3	Change R177 to install and pull low to set VGA clock to 100MHz.
		Page 19	Change R345 to install to solve back light can't enable.
		Page 29	Change R245 to NI for SATA,install for PATA.
		Page 14	Add R482,R483 for CRT/DVI option.
		Page 24	Change C645 to 10uF for LAN 1.2V per Marvell recommendation.
		Page 19	R377 to install,R362,R364,R365 to NI. (Set default to G72M)
		Page 30	3V_DVDD connect to +3VSUS to solve WOR.
1223 to 1224	Page 32	Change MQ1,MQ2,MQ3,MQ4 to BA000420Z07 to solve MODEM low performance.	
	Page 37	Delete short pad.	
	Page 38	Delete short pad.PC92 change to install.	
	Page 39	Delete short pad.	
	Page 41	Delete short pad.	
	Page 42	Delete short pad.PR45,PR150 change to 75K(CS37502FB04).	
	Page 43	Delete short pad.	
	Page 5	R19 change to NI for solving power-on shutdown.	
	Page 34	HOLE,3,HOLE4,HOLE7,HOLE8 change to MBRW1003011.	
	Page 40	PR110 change to CS+0158JL11.PR132 change to 24.9K.	
Page 37	PC34,PC113,PC114,PC129 change to CH733RM8831.		
Page 23	F1 change to DK100TPU028.		
Page 33	Q17 change to install for BT LED control.		
Page 34	Change CN4 footprint to "afn250-a2g1t-25p-" for SMT issue.		
Page 26	Change CN1.4 connection to RF_LED.		
Page 33	Add NET RF_LED.		
Page 36	Delete NET TUCHLED.		
Page 31	Change C541,C546 to X7R for audio precision.		
1223 to 1226	Page 38	Change PC93,PD9,PC168 to install. Delete NET 10V.	
	Page 41	Change NET 10V to +15V_SUS.	
	Page 26	LED2,LED3 change to dual color type(cost down and unify brightness and color).	
	Page 12	Reserve C784 on THERMTRIP for ESD.	
	Page 35	Reserve R497,R498,R499 for TW2 PR.	
1226 to 1227	Page 33	Delete RP45,RP46,R210 for layout problem.	
	Page 33	Change CN23 to Molex (same as SW1). Add CN31 PCIE latch.	
	Page 44	Add EMI spring B1,B2,B3.	
	Page 32	Install MC8,MC9 for EMI.	
	Page 12	Change C459 TO 22pF for EMI.	
1227 to 1228	Page 31	R479,R281,R295 change to install for EMI.	
	Page 44	Add B4,C785,C786,C787 for EMI.	
	Page 19	Reserve R504,R505,R506,R507 for DVI EMI.	
	Page 3	Change Y1 P/N to BG614318081(CL=20pF) for solving system time delay issue.	
	Page 23	Change C694,C701,C703 to NI for signal quality.	
	Page 36	RN2 change to 4.7K for IIC signal quality.	
1227 to 1230	Page 30	C528,C529 change to 1uF/10V X5R for audio precision.	
	Page 35	Add L60-L66,C788-C793 for EMI.	
	Page 26	Change CN9,CN12 P/N to DFHS04FRE80.	
	Page 36	Delete D13, add R508,R509,Q34 for PR leakage current. R454 change to 100K.	

MODEL	REV	Change Note	
TW3A	<p>1230 to 0102</p> <p>0102 to 0103</p> <p>0103 to 0105</p> <p>0105 to 0111</p>	Page	Description
C1 TO C2	<p>0111 to 0119</p> <p>0119 to 0120</p>	<p>Page 19</p> <p>Page 23</p> <p>Page 23</p> <p>Page 23</p> <p>Page 32</p> <p>Page 35</p> <p>Page 35</p> <p>Page 35</p> <p>Page 41</p> <p>Page 43</p> <p>Page 36</p> <p>Page 26</p> <p>Page 33</p> <p>Page 14</p> <p>Page 27</p> <p>Page 19</p> <p>Page 23</p> <p>Page 23</p> <p>Page 29</p> <p>Page 25</p>	<p>Change R26 to 0 ohm and change connection to THERM_OVER#.</p> <p>Q21 mirror vertical.</p> <p>Add C794-C799, L67-L69 for EMI.</p> <p>L46,L44,L42 change to 0 ohm. C700,C702,C705 change to NI for EMI.</p> <p>Change MR5,MR6,MR,MR10 to 280ohm. Add MR11,MR12,MR13. Change MR8 to NI.</p> <p>R17 change to install.</p> <p>CN15.21,22 change to CRT_GND. Add R512 for EMI.</p> <p>Change D1 to page23 and its connection and to NI.</p> <p>PL14 P/N change to DC-38600001.</p> <p>PQ59,PQ61,PQ36 P/N change to BAM44220002.</p> <p>RN2 P/N change to CJ247084N25.</p> <p>LED4 P/N change to BEBL0002Z62. LED1-3 P/N change to BEAB0013ZA1.</p> <p>CN10 P/N change to DFHS26FR489.</p> <p>Change R368 to install,R366 to NI to set w/ docking.</p> <p>Change D7 to install to solve 7402 does not work.</p> <p>Delete R410,R413,R417 for EMI layout.</p> <p>Correct CN6 C1-C4 pin define.</p> <p>Reserve Q37,Q38,RP56,R513,R514 for DVI disable when docking attach.</p> <p>CN25 footprint change to "SATA-C16647-122A4-B-22P-R-V" for SMT issue.</p> <p>LAN active/link LED change to +3VSUS.</p>
C2 TO C3	0120 to 0209A	<p>Page 4</p> <p>Page 3</p> <p>Page 2</p>	<p>Change U32 P/N to AJSL8Z40T26.(945PM)</p> <p>Change U36 P/N to AJSL8YB0T12.(ICH7M)</p> <p>PR128 change to 3.9K.</p> <p>Update change list.</p> <p>Change J1 P/N to DFHS04FRE47.</p> <p>Change CN15 to install and P/N to DFHS48FR001</p> <p>Change B1,B2,B4 P/N to FDTW3002018.</p> <p>U38 P/N change to AKE35ZAKK17.</p> <p>PR45,PR150 P/N change to CS37502FB12.</p> <p>Change C528,C529 to 2.2uF/6.3V for audio precision.</p>

		PROJECT : TW3 Quanta Computer Inc.	
Size	Document Number	Change Note	
Date: Thursday, June 15, 2006		Sheet 46 of 48	Rev 3A

MODEL	DATE	Change Note	
TW3A C2 to C3	0209 to 0222A	Page Page 23 Page 27 Page 34 Page 42	Description (1) CN20 pin 12,15 change connect to DVI_DDCDAT,DVI_DDCCLK (In C1 was connect to DDCCLK2,DDCDAT2) (2) R150,R159,Q37,Q38,RP56 Change to install for DVI,CRT I2C,D1 change to NI (3) Change L67,L68,L69 P/N from CX8BB121002 to CX8BB470007 (4) Change C794,C795,C796,C797,C798,C799 P/N from CH01806JB07 to CH01006JB08 (1) Change R208 pin1 contact to +3VRUN Change R208 P/N to CS31002JB28,C473 change to CH4102K1B03 ,D7 change to NI. (1) RP47,RP48,RP49 change to CJ3100A8N21(meet Rohs) (1) Change PR147 to NI
Production	0222A to 0407A	Page 26 Page 31	(1) Change CN9,CN12 layout footprint to usb-020133mr004s566zl-c-h (1) Change U21 layout footprint to QFN28-5X5-5-33P(add thermal Pad)
	0407A to 0510	Page 23	(1) Change C794-C796 to 6.8PF(CH-6816TB05) (2) Change C797-C799 to 33PF(CH03306JB04) (3) Change L67,L68,L69 to BLM18BA750SN1D,75 0.3A(CX8BA750006)
	0510 to 0523	Page 12 Page 19 Page 27 Page 30 Page 31	(1) Change R186 from CS03902JB21 to CX5LL241002 , C459 from CH02206GB02 to NI (1) Change R504-R507 from CS11502FB21 to CH01006JB08 (1) Change EB1,EB2 from NI to DC09004A014 ,R286-R289 from CS00002JB38 to NI (1) Change R477,R478 from CS03902JB21 to CX8LL241008R279,R285 from CS00003J951 to CX8LL241008, L33 from CX221T05009 to CX8LL241008 (2) Change R256 to CS02202JB22,C539 to CH02206GB02* R256 from NI to CS02202JB22,C539 from NI to CH02206GB02 (1) Change R268,R278 from CS03303J941 to CX8LL241008 (2) Change C564 from NI to CH11006F909

A. G72M to G72MV

1. change P/N to G72MV (AJ073000T14)
2. Set VGA core to 1.0V fix.
3. Change PCI_DEVID.

B. VRAM 128MB to 64MB

1. follow config table to set RAM_CFG.
2. Change VRAM P/N to HYNIX.
3. VRAMx2

C. LAN GIGA to 10/100.

1. Change LAN chip to 8038(AJ080380000).
2. Change Rset resistor.
3. Change transformer.

D. SATA to PATA

1. Set ODD to slave.
2. Set HDD to master.
3. Remove SATA conn.
4. Add PATA conn.
5. Change board ID to PATA.
6. Install resistor to connect ODD and HDD LED.
7. NI resistor of SATA LED.

E. docking to no docking.

1. Set board ID4 to low.